

Migrating APT® programs to IEC61131-3 environment

with NAPA International France

A trusted partner of CTI

Your problem:

What to do about those old APT® programs that you have?



Controlling either strategic production lines or key utilities, you cannot afford to switch to another solution: rewriting/rewiring/retesting the whole lot means a huge cost, not to mention the long production stop that it requires. What are your options? Wait until your products/production lines get obsolete, requiring a brand-new process anyway? Wait for a magical solution?

On the one hand, the people who maintain these problems are aging and getting close to retirement. The longer you wait the greater chance their know-how will disappear. On the other hand, your younger techs and engineers, out of school with IEC61131-3 programming fluency, are not fans of APT or any replacement solutions that are expensive while still not compliant with the IEC standard. Worst of all, it is difficult to train them on APT. External integrators have the same problem: an APT expert is an exceedingly rare species on the verge of extinction.

Additionally, your corporate headquarters might have opted for a standardized modern corporate solution based on another PLC platform and may be pushing you to get rid of the old APT systems.


If the above sounds familiar, imagine a solution that migrates your APT programs to a modern IEC61131-compliant programming environment which is easy to support by new techs and engineers, while close enough to the original APT code so that the old guys won't be lost. It doesn't require manually rewriting your complex programs, painstakingly rewiring your processes, or anxiously shutting down your plant for an extended period. What if it is also affordable, low-risk and the ultimate in sustainability, since you can reuse most of what you already have? Keep reading to learn more about our solution.

Our solution:



- **Reuse most existing hardware to avoid rewiring, resynchronization and to limit revalidating.** Running on the new **Janus PAC** from Control Technology Inc. (CTI) means hardware compatibility with the existing PLCs and I/Os, so no rewiring, no I/O resynchronization, and limited revalidating. Only the CPU must be replaced, and this can take less than a minute. Easy diagnostics are available on the Janus PAC integrated web server.
- **Translate your existing APT program.** Migrating your APT program using our JxLATE tool means NAPA will provide you with an IEC61131-3 compliant project in a modern environment: **Janus Workbench Software (JSoft)**. All your code is translated, either to SFC or ST subprograms. The I/O configuration, whether on local base, on remote RS485 or on Profibus DP slaves, is migrated. Existing comments and descriptions are saved in the new environment as well as existing Debug Charts.
- **Take advantage of a Janus Library for APT devices and functions**
- **Unlock new possibilities for modernization of your process.** This modern open solution allows for more modernization such as using **Ethernet/IP, Profinet, OPC UA, IIoT with MQTT, etc, to connect to new devices, HMI/SCADA and for data acquisition and management.**

Our migration tool 'JxLATE' reads APT program documentation reports and produces XML files to be inserted in Janus Workbench Software. JxLATE was developed within the Janus Workshop Software environment: the migration tools use the target platform itself to migrate the APT programs.



All the APT code, tables, and variables are created automatically and organized in a familiar folder tree so that the look and feel is very similar for the existing maintenance team.

While we are very confident in the results of our JxLATE process, it is important to note that JxLATE results require important testing especially in areas where the original 505/CTI CPU differs from the new Janus CPU (reserved memory, STW status words). This testing requires deep involvement by the customer since the resulting code cannot be fully verified by anyone other than the end user who knows how the existing code works and should behave. While not insignificant, this testing effort is far less involved than testing a complete rewriting of the program on another platform.

Additionally, while JxLATE translates the vast majority of the APT code, there are a few cases where manual intervention is required. For example, the so-called APT Reserved memory does not make sense in the new environment and requires manual attention and possibly writing new code. NAPA will point out parts of the translated program that require manual attention and can offer assistance if desired.

Example:

See below a screenshot of an APT program and its migrated equivalent for JANUS from an actual customer migration. NAPA has successfully migrated several APT programs and parts of programs to JSoft that are now running successfully and seamlessly in production environments.

The screenshot displays the APT program interface for 'EPS_RIG4 LOT_CHG_Control 10 digit system' dated 9/01/23 at 2:50 AM. The top section shows a ladder logic diagram with rungs 10, 20, and 30. The bottom section shows the migrated equivalent in JSoft software, including a variable declaration table and assembly code.

Name	Type	Desc
ADDEND1	IA	Add
ADDEND2	IA	Add
C	IA	Sum
OVF	B	OAC

```

DBL_ADD Line 67
2) If two negative addends
3) In all other cases, no c
(Note, carrying a 1 from
tuos complment binary

FRAGM("ALL");
INTEGER: a_msw_msb, a_msw_
ARRAY (1..2) OF INTEGER: a,
BEGIN
a := addend1;
b := addend2;
(*-Step 1: Capture and store
are needed in lat

a_msw_sgn := (a[1] AND #16#
a_msw_msb := (a[1] AND #16#
b_msw_sgn := (b[1] AND #16#
b_msw_msb := (b[1] AND #16#

(*-Step 2: Bit shift left MS
also clear MSW M
    
```

```

50: 3) In all other cases, No overflow Has occurred.
60: (Note, Carrying A 1 From The Mob Is Not Indicative of overflow In
61: Two's Complement Binary Addition)
62:
63: //Integer: A, Msw_Msb, & Msw_Sgn, B_Msw_Msb, & B_Msw_Sgn, Temp_Ovf /
64: //Array (1..2) Of Integer: A, B:
65:
66: //Begin
67: a := addend1; (*Load Parameters Into Temporary Registers*)
68: b := addend2; (*As Manipulation Is Destructive *)
69:
70: (*-Step 1: Capture And Store The Left Most 2 Bits Of Msws, As These Local
71: (* Are Needed In Later Steps *)
72:
73: a_msw_sgn := ANY_TO_INT [AND_MASK (a[1], ANY_TO_INT (16#0000)) / ANY_TO_I
74: a_msw_msb := ANY_TO_INT [AND_MASK (a[1], ANY_TO_INT (16#0000)) / 16#4000
75:
76: b_msw_sgn := AND_MASK(b[1], ANY_TO_INT(16#0000)) / ANY_TO_INT(16#0000);
77: b_msw_msb := AND_MASK(b[1], ANY_TO_INT(16#0000)) / 16#4000; (*Extract 2
78:
79: (*-Step 2: Bit Shift Left Msw To Make Room For Lows Mob In Msws Lab -*)
80: (* Also Clear Msws Mob For Use As Msws Temporary Overflow *)
81: (* Then Move Lows Mob Into Msws Lab (This Is To Leave Lows Mob Free *)
82: (* For The As Labs Temporary Overflow *)
83:
84: a[1] := AND_MASK ( a[1] * 2), (*Ovf_Ask_Bit Shift Left By 1 Bit *)
85: 16#7fff; (*Mask Mob (After Bit Shift) To 0*)
86: (*AND_MASK (a[2], ANY_TO_INT(16#0000)) / ANY_TO_INT(16#0000)); (*Insert
    
```

NOTE: NAPA retains full ownership of the JxLATE tool. The translated program and all accompanying documentation are delivered to the customer, but the tool itself is proprietary to NAPA and is not delivered to the customer.

To learn more about our migration services, please contact us.

sales@napa.fr

support@napa.fr



Revised January 28, 2025